ABSTRACT In order to achieve the IOT, in the traditional one-cycle controlled PFC circuit, the system's switching losses considerably increase with the control switching frequency and the system's power, severely affecting the system's efficiency. In order to address this problem, an improved one-cycle hysteresis controlling circuit is proposed in this paper. An improved one-cycle controlled PFC circuit is also proposed to minimize the input current pulsation. The duty ratio of the output-control power switching tube is computed in real-time by computing the rate of rise and fall of the current in the input inductance. The next current sampling point is computed in real-time based on the duty ratio of each switching period. A simulation model and 152VA prototype are established via Matlab, Simulation, and test results of the prototype demonstrate the correctness and feasibility of the proposed one-cycle hysteretic control circuit and the current pulsation minimization algorithm.
I. INTRODUCTION
Internet of Things(IOT) is an important part of a new generation of information technology, in order to achieve the IOT,IOT is widely used in the convergence of networks through communication awareness technologies such as IntelliSense, recognition technology, and pervasive computing. There are three key technologies in IOT applications: Sensor Technology, RFID tags, Embedded system technology, This paper uses the embedded system technology inside the IOT technology to achieve APFC, With continuous advances in modern technology and electronics, more and more switch-mode devices are put into use, injecting many harmonics into the grid. Power factor correction (PFC) converters have been widely used in ac-dc power conversions to achieve a high power factor (PF) and a low total harmonic distortion (THD) [1] - [8] . Many improvements suitable for various circuits have been proposed around the world to address the short falls of the traditional active power factor correction (APFC) circuit. In addition to its excellent antiinterference performance, the one-cycle controlling algorithm is characterized by its simple circuit architecture and the flexibility of the control method. Due to these reasons, it is the focus of research worldwide.
Single-cycle control is an effective nonlinear control method that does not require a multiplier and is widely used in high-power-factor rectifier circuits. Paper [9] - [11] proposes that the input current harmonic components in the traditional Buck converter power factor corrector are high. A Buck-flyback topology power factor corrector eliminates the input current deadband of conventional buck PFC converters and reduces the input current harmonics. In order to perform the PFC strategy, different modulations can be implemented [12] , [13] . However, each one of these strategies has some advantages and disadvantages that can encourage or complicate its implementation according to the application area, the control complexity, the cost, the device ratings, the efficiency, the EMC issues, or the operating frequency. A method of variable conduction time control is proposed in [14] to improve the power factor and the total harmonic distortion ratio of the critical, continuous-mode Buck PFC converter. However, the method does not eliminate the input current dead zone. Reference [15] proposed a PFC converter in which a Buck converter and a Boost converter work in parallel; however this method has the disadvantage of a complicated control circuit. Reference [16] proposed a bilateral modulation method using a triangular wave as a carrier, but the generation of PWM requires real-time comparison which is limited to the implementation of analog circuits. The bridgeless Boost PFC is compared with the traditional Boost PFC converter. The bridgeless Boost PFC converter greatly reduces conduction losses. Therefore, it has been studied extensively in literature. However, its inherently high common-mode interference has prevented its widespread application in industry [17] - [23] .
Most of the power factor correction chips available in the world's market are based on analog control [22] , [24] - [26] . A variable on-time control, critical-conduction fly-back PFC converter was proposed in [27] , but a flyback transformer was needed, thus increasing the control system's complexity. An improved impulse width modulation method was proposed in [28] to eliminate the odd harmonics of the input current caused by the traditional one-cycle control method. The relationship between the low-frequency odd harmonics and the modulation mode was analyzed in [29] , and a doubleside modulation with triangular wave as the carrier was proposed to reduce the low-frequency odd harmonics. This method was inspirational but unable to effectively eliminate distortion. Several methods were presented in [30] and [31] to improve the switching frequency and alleviate current distortion caused by current ripple. Compared with the widely available analog PFC controller in the market, the speed of the digital controller is inherently limited. It is known that one-cycle control entails real-time sampling of the output voltage and current signals, in addition to computing the next speed for controlling the power switching tube using a control algorithm. Therefore, the power switching tube may well cause malfunction and a large number of current harmonics. In order to address the problem of large-amplitude pulses in the digital hysteresis control circuit, a new method was formulated in [32] and [33] to compute the duty ratio of the switching tube based on the slope of the input inductance current, and a current pulse minimization algorithm was also presented. Taking the advantages of these methods into account, based on the rate of rise of the inductance charging current and the rate of fall of the inductance discharging current, an improved algorithm is proposed in this paper to compute the duty ratio of the switching tube. It is known that when the status of the switching tube changes in real time in the high-frequency signal circuit, a large number of switching harmonics will occur and cause malfunction of current sampling. A new current sampling method is proposed to address this problem. Theoretical analysis proves the correctness of the proposed methods. A model of the proposed one-cycle control algorithm is established, waveforms are simulated and a prototype 152UA is developed to validate t-he feasibility of the proposed current pulse minimization algorithm. Experimental results indicate that the system's input current pulse is reduced considerably and the overall efficiency is greatly improved in comparison to the traditional one-cycle control PFC circuit. This paper proposes a novel algorithm for minimization of current pulsation in the improved one-cycle control PFC circuit. The innovative contributions of this paper can be summarized as follows:
(1) This paper provides the block diagram of the improved one-cycle control PFC circuit.
(2) This paper presents the single-cycle control equation and PI controller parameter design.
(3) This paper presents designing and selecting the appropriate circuit inductance L which is the core to ensure the stable operation of the system and a novel algorithm for minimization of current pulsation in the improved one-cycle control PFC circuit (4) A simulation model and 152VA prototype are established via Matlab, Simulation and test results of the prototype demonstrate the correctness and feasibility of the proposed one-cycle hysteretic control circuit and the current pulsation minimization algorithm. This paper is organized as follows. Section II gives mainly two methods for low-power applications: Active Power Filter technology and Active Power Factor Correction, for high power applications, the main use of bridge-type single-stage PFC converter, Section III gives block diagram analysis of the improved one-cycle control PFC circuit. Section IV gives a novel algorithm for minimization of current pulsation in the improved one-cycle control PFC circuit. Section V gives a simulation model and 152VA prototype are established via Matlab, Simulation and test results of the prototype demonstrate the correctness and feasibility of the proposed one-cycle hysteretic control circuit and the current pulsation minimization algorithm. Finally, the conclusion is given in Section VI. 
II. PRINCIPLES OF THE IMPROVED ONE-CYCLE CONTROL PFC CIRCUIT
At present, domestic and international methods for generating harmonics for rectifier loads are used. There are mainly two methods for low-power applications: The first method uses Active Power Filter technology, which is mainly used in parallel with the load. Ideally, the circuit only Provides the harmonics and reactive currents required by the load. For nonlinear loads, the power handled by the APF is often used in low-power applications. Figure 1 shows the main circuit of a single-phase full-bridge shunt APF in parallel with APF and non-linear loads. The purpose of each switching device in the APF circuit is to generate a compensation current that can track changes in harmonics and reactive currents in the nonlinear load current in real time, and provide compensation currents of the opposite direction and the same magnitude, so that the current of the grid i s can be compensated as a sine. The current, DC-side APF main circuit structure is reduced from a full-bridge or half-bridge structure to a bi-directional Boost structure. L, S1, S2, and C p constitute a two-quadrant Boost converter. The switches S1 and S2 are complementarily turned on. In one switching cycle, the time when S1 is turned on is the time corresponding to the duty cycle D.
The second type mainly uses Active Power Factor Correction (APFC). The APFC is mainly cascaded between the input AC power and the load. As shown in Figure 2 , the APFC generally adopts a two-stage single-switch structure or two levels. The switch structure can correct the power factor waveform and increase the power factor of the circuit. Since the APFC processes all the power consumed by the poststage load, the active switch must withstand large current and voltage stress, and the switching loss is large, so the circuit structure is mainly applied Small and medium power applications. The traditional APFC control circuit mainly needs to collect the inductor current i L (t), input voltage v in (t), and output voltage, and then converts it into a digital signal through the ADC. Then the voltage loop and the current loop double-loop control, and finally the PWM signal of the control switch is generated. In Fig. 1 , there are always four switching devices in the conduction state of the entire circuit working cycle, namely two diagonal diodes in the front bridge rectifier circuit and diode VD and switch S1 or S2 in the back-end APF conversion circuit, And the diode flows through the load full current; at any moment in Figure 2 there are always three switching devices in the conduction state, namely the diagonal diode in the prestage rectifier bridge and the power switch tube or freewheeling diode in the post Boost converter circuit.. With the increase of system power level and switching frequency, the on-state losses of the above two circuits are significantly increased, and the overall circuit system efficiency is reduced.
For high power applications, the main use of bridgetype single-stage PFC converter transformer bidirectional excitation, suitable for high power applications, commonly used in single-stage Boost bridge active power factor correction converter circuit structure shown in Figure 3 , The circuit uses a first-order circuit to achieve power factor correction and DC/DC conversion, and uses an active clamp circuit to absorb the over-voltage generated by transformer leakage inductance in the commutation process and reduce the voltage stress of the switch tube.
When the circuit is started, the output capacitor is charged, and the output voltage is low. The above circuit, whether the upper arm or the lower arm is on or the arm is on, increases the inductor current, and the stored energy of the inductor cannot be released, and the power switch tube is easily burned. Based on the work in [10] - [24] , This paper propose an improved one-cycle control PFC circuit, and its principles are shown in Fig. 4 . The switching tubes S1 and S2 are controlled by a pair of opposite drive signals. Only two switching tubes conduct at any working condition of the circuit.
The proposed circuit is equivalent to the combination of two boost-topology circuits. Operation of the circuit can be described by considering four periods during one cycle. In the positive half-cycle of the input power supply, the circuit can be classified into two conditions. The status of the circuit is presented in Fig. 5 .
(1) The equivalent circuit of the sinusoidal voltage during the positive half-cycle is shown in Fig. 5(a) , where the input inductance L is charged with the alternating input voltage, the controlled MOS tube closes and conducts, S2 in parallel with the parasitic diode is controlled and conducted. Under this condition, the capacitance C o supplies energy for the load. (2) When S1 in the controlled MOS tube turns off, its equivalent circuit is shown in Fig. 5(b) , the inductance L switches to the opposite polarity, and S2 in parallel with the parasitic diode is controlled to conduct, providing power to the load and charge the capacitance Co.
(3) During the negative half-cycle of the input sinusoidal voltage, S2 in the controlled MOS tube is closed and conducts. Its equivalent circuit is shown in Fig. 6(a) . The current flows through the switching tube S1 in parallel with the parasitic diode. Meanwhile, the capacitance C o provides energy to the load.
(4) When S2 is switched off, the inductance L turns to the opposite polarity.
VD2 is controlled and conducts to supply energy to the load and charge the capacitance C o . Concatenation of S1 with the parasitic diode is controlled and made to conduct. Based on the circuit described above, we propose a current pulsation minimization algorithm based on digital hysteretic control. The duty ratio of the switching tube is computed by sampling the rate of rise and fall of the current during each cycle. An improved current sampling scheme is proposed to address the problem of MOS tube malfunction which arises when the current is sampled at the wrong point in the highfrequency digital circuit.
The core idea of single-cycle control is to make the average value of the switching variable proportional to the reference amount of the control object in each cycle. Because the switch tube drive circuit is simple and the frequency is a fixed amount, this circuit is designed to use the output PWM drive circuit has two opposite PWM circuits, commonly used are: D flip-flops.
III. BLOCK DIAGRAM ANALYSIS OF THE IMPROVED ONE-CYCLE CONTROL PFC CIRCUIT
In this section we first provide the block diagram of the improved one-cycle control PFC circuit in Fig. 7 . The current i s of the input inductance fluctuates with the frequency of the frequency control tube. In the one-cycle control PFC circuit, the duty ratio of the switching tube changes in a sinusoidal manner with the grid voltage. The minimal duty ratio is computed as follows:
In the hysteresis control PFC circuit, the switching tube is either turned on or turned off. Given a high control frequency of the switching tube, the condition of S1 is the same as that of S2 when they are turned on or turned off. Only the status of S1 is analyzed here. The rate of change in the current under the two conditions can be represented as follows. Consider the case where S1 is turned on to charge the inductance. The rate of change in the current can be computed as follows:
Similarly, when it is turned off to provide power supply for the power source and the inductance at the same time, the rate of change in the current can be computed as follows:
where T c denotes the switching period, L denotes the input inductance, and U o denotes the direct current (DC) output voltage.
Formulae (1) and (3) indicate that i 1 and i 2 take the minimal and maximal values when ωt = 0 degrees and ωt = 90 degrees respectively. The Hysteresis of the digital control makes it difficult to limit the maximum pulsation of the switching current by setting up the hysteresis duration. Due to this reason, the pulsation of the switching current is very large under digital hysteretic control.
In the digital control circuit, the switching frequency is f c and the entire cycle period is T . The switching tube is either turned on or turned off throughout the cycle, allowing it to sample only once in a cycle. Therefore, large switching spikes occur at the moment when the switch is turned on or off which will cause malfunction of the switch if the sampling point overlaps with the glitch. Current pulsation thus relates to the accuracy of the sampling point.
The following detailed derivation and calculation of the parameters of the above control circuit diagram, from the perspective of the AC input, assume that the power factor correction is 1, the Boost converter is purely resistive, and can be equivalent to, so get the control needed The objective function is expressed as follows:
u s : AC input voltage; i s : AC input current value; R eq : Equivalent input resistance; Therefore, the stable voltage relationship between the input and output of the circuit can be equivalent to:
U o : Output voltage at both ends of the load; D on : Duty cycle of MOS tube operation; Finishing (4) and (5) according to the principle of equality, get:
In order to obtain the sampling voltage related to the sampling resistance, multiply the two sides of equation (7) by the sampling resistance.
Hypothesis:
Get single-cycle control equation:
For both sides of (8), integrate in one switching cycle at the same time.
(9) Equations, which can be established with a circuit, use a resistive voltage divider to capture the voltage at the load, and the reference voltage U ref is set to a difference U e with the op amp. The difference is passed. The difference is output through the PI regulator U m and the resulting U m and U s An integrator formed by subtraction and an op amp amplifier is used as a comparator. When the output value reaches the difference between the two, the comparator output is inverted and the integrator is reset by the reset signal at the same time.
If the above equation can be satisfied in each switching cycle of the work, this will ensure that the grid current is maintained as a sine wave, achieving the purpose of reactive power and harmonic compensation.
For the setting of the sampling resistor R s position, R s it is usually set that the current sampling can be performed anywhere through the inductor current. The current detection circuit is relatively simple compared to the AC side on the DC side. However, according to the above-mentioned control of the switching transistor, the inductor current does not flow. Oversampling resistors R s cannot implement the single-cycle control equations described above, so the sampling resistor R s is only suitable for the AC side.
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The design of the PI controller is also the core of the normal operation of this circuit. The ultimate purpose of the singlecycle control of the PFC circuit is to stabilize the voltage U o at the output. According to U p = R s R e U o , the parameters U o , the parameters U p can be determined. Therefore, to design the correct PI controller, The relationship between U o and U p must be determined. According to the input power of the power source equal to the output power, the following equation is obtained. 
The impact of small signal disturbances in the actual design process:
Equation ( 
The transfer function fromî c toû c can be expressed as formula (15)û
So the transfer function fromv m toû o iŝ
Apply the inertia link to the above first-order system and correct the system As a standard type II system, improve the system's anti-disturbance performance and control The transfer function of the controller is expressed as:
The closed-circuit block diagram of the controller is shown in Fig. 8 . The feedback coefficient α is the voltage detection ratio coefficient, and α = V ref /U o , the open-loop transfer function of the system can be expressed as:
And according to the typical optimal type II System optimal design, take ω c = 100s −1 , Midband width h = 5, PI controller parameters
Designing and selecting the appropriate circuit inductance L is the core to ensure the stable operation of the system. The above equation (9) indicates that the circuit control equation can be represented by the waveform diagram drawn in FIG. 9 , and the efficiency calculation formula in the diagram is as follows:
According to the Poincare map, the conditions for stable operation of the system are as follows:
Substituting equation (19) above into the inequality obtained by inequality (21)
In the above case of taking the limit u s = 0, the right side of the above inequality has a maximum value, the inequality is as follows:
According to the above definition, the equation can be expressed as:
U s : u s 's effective value η: system converter efficiency, taken η = 90%. Substituting equation (24) into (23) gives the value range of inductance L
The correct selection of the capacitor at the output of the load is the key to the stable output voltage at the final stage. First, Boost works normally with U o > U s max . Generally, it is selected from 1.1 to 1.3 times. (27) The single-cycle PFC circuit works stably. One cycle of the capacitor will appear two charging and discharging processes. To ensure a certain compensation effect, the DC side capacitor voltage is calculated as follows:
In the above equation, k: voltage coefficient of the output side capacitor voltage (k is 2% ∼ 5%) P o : System output power f : Input power frequency
IV. CURRENT PULSATION MINIMIZATION ALGORITHM
The actual inductance current was measured and is presented in Fig. 10 . The one-cycle control model of the inductance current waveform is established using the measurements. First, the error of the current sampling point is ignored so as to establish the model, as shown in Fig. 11 .
In figure Fig. 11 , i sam denotes the preset inductance current, i s denotes the original current, t on denotes the time that the switching tube is turned on for, K1 and K2 denote the rate of rise and fall of the inductance current. The inductance current pulsation i ripple can be computed as:
where K 1 and K 2 can be computed as:
Computing the first-order derivative of Equation (29) with respect to t on and let = 0. Therefore, the minimum value of t on can be computed as:
the current pulsation minimization algorithm can be summarized as follows:
(1) The original value of the current i s is computed using the current i sample sampled via DSP.
(2) The time t on while the switching tube is turned on is computed based on Equations (4)- (7).
(3) If t on ≥ T c , the switching tube is turned on throughout the cycle T c ; if t on ≤ 0, the switching tube is not turned on VOLUME 6, 2018 FIGURE 12. Illustration of current sampling in the first case. throughout the cycle T c ; if 0 ≤ t on ≤ T c , the time when the switching tube is turned on throughout the cycle is t on .
The correct current is sampled as described above and this can be classified into two cases. Let t osci denote the switch's oscillation time and t samp denote the sampling time. Assume that we have:
(1) T c − t s > τ osci + τ samp Consider the first case in Fig. 12 which illustrates current sampling. The sampling point is set to the sampling value of the current at αT c + t on , and the original value of the current in the next cycle is computed as follows: Figure 13 illustrates the sampling of current. The sampling point is set to the sampling value of the current at αT c and the original value of the current in the next cycle is then computed as follows:
V. EXPERIMENTAL SIMULATION OF THE IMPROVED ONE-CYCLE PFC CIRCUIT
PSIM is a simulation application in electrical and electronic engineering. A system for simulation and control of the improved one-cycle PFC circuit is developed. Parameter settings are as follows: input alternating voltage 120 V, alternating frequency 50Hz, switching frequency 20 kHz, output voltage 35V, load 200 cosφ, input inductance cosφ, output capacitance 400 µF. Different output voltages can be obtained by adjusting the reference voltage, but the proposed current pulsation minimization algorithm is not incorporated into the simulation. In order to further validate the correctness of the proposed current pulsation minimization algorithm, a Simulink simulation platform is established via Matlab, and the proposed current pulsation minimization algorithm is incorporated into it. The input alternate voltage is U s = 0 ∼ 380V . Given that f = 50Hz, L = 1.51mH and its PI controller
where τ 1 = 30ms, τ 2 = 6.2ms and τ = 4.5ms. The waveform of the input current and voltage in the simulation is presented in Fig. 15 , where the yellow curve denotes the 47730 VOLUME 6, 2018 FIGURE 15. Simulation incorporating the current pulsation minimization algorithm.
FIGURE 16. Driving waveform of hysteresis output MOS tube.
input voltage and the pink curve denotes the input current. The calculated PF is 0.98. The power supply's input voltage is tracked via the input current. It can be observed that the current curve is smooth and almost free of oscillation. The current pulsation cannot be observed. Therefore, these results demonstrate the feasibility of the proposed current pulsation minimization algorithm.
An experimental prototype 200UA is constructed based on the model. The system adopts the TMS320F28835 from TI with built-in A/D converter. Its controlling parameters are as follows: U s = 120V , f = 50Hz, the output voltage U o = 48V , the load current i = 0.5A, the output power P = 160W , L = 23.2µH , and the output capacitance C o = 470µF. The switching tube MOSFET is of the type IRF840. The PWM waveform of the hysteretic output in the experiment is presented in Fig. 11 . The waveform frequency is 50 kHz.
In the on-load experiment and without considering the proposed current pulsation minimization algorithm, the waveforms of the input voltage U s and the input current i s are given in Fig. 17 . Incorporating the proposed current pulsation minimization algorithm into PFC, the waveforms of the input voltageU s and the input currenti s are given in Fig. 18 .
In this figure, red denotes the input voltage U s and blue denotes the input current i s . It can be seen from Figs. 17 and 18 that without considering the proposed current pulsation minimization algorithm, the value of THD is 34.3%. But after incorporating the proposed current pulsation minimization algorithm, the value of THD is 3.5%. Furthermore, the waveform of the input current i s is improved considerably. The power factor PF at the input end is measured to be 0.983. Fig. 19 indicates that the on-load prototype has In addition, the measured harmonic current levels of full load at 20% and 10% load condition are plotted in Fig. 20 named Measured harmonic current at 110 Vrms and Fig.21 named Measured harmonic current at 220 Vrms in order to clearly compare between the proposed current pulsation minimization algorithm and without considering the proposed current pulsation minimization algorithm. All of the measured harmonic levels of the proposed current pulsation minimization algorithm at 110 and 220 Vrms can satisfy the international standard of IEC61000-3-2 Class-D, respectively. In particular, the harmonic levels at 10% load condition and 110 Vrms could meet the standard with sufficient margin unlike without considering the proposed current pulsation minimization algorithm. Those figures were measured using a PA2203A power analyzer.
The plot in Fig. 22 shows the variation of efficiency η and power factor cosφ with the effective value of the input voltage given an output voltage U o = 38V, I o = 3A, and P = 114W. It can be seen that when the input alternate voltage is in the range 70 ∼ 140V, the entire prototype has a high efficiency and power factor over 0.98. When the effective value of the input alternate voltage U s φ min = 125V , the power factor is minimized to be cos φ = 0.988. When the effective value of the input alternate voltage U s η max = 105V , the prototype's efficiency is maximized and is equal to η max = 91.6% The prototype's overall efficiency decreases when the effective value of the input voltage is over 105 V.
The curve in Fig. 18 shows the variation of the prototype's efficiency and power factor with the output power. It can be observed that when the load power is in the range 32% ∼ 100%, the prototype's power factor cos ϕ is always above 0.971 and the prototype's efficiency η is above 79.2%. The system's maximal efficiency is η max = 85% when the output power is P = 88W. The system's efficiency is η = 82.2% at full load and when output power P = 118W.
VI. CONCLUSION
In order to achieve the IOT technology, This paper addresses the problem of large pulsation in the switching current of the traditional one-cycle hysteretic control PFC circuit, the reason for current pulsation in one-cycle control is analyzed. A current pulsation minimization algorithm is proposed. Meanwhile, a method for accurate sampling of the current is presented. Simulation models are established via Matlab, Simulink and PSIM in order to validate the correctness and feasibility of the proposed methods. The prototype 152UA is also developed. Measurement results indicate the input voltage U s and input current i s considerably reduces the input current pulsation, demonstrating the feasibility of the proposed current pulsation minimization algorithm.
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